Regviz

Silicon Labs /EFR32MG24A120F1536GM48 /MODEM_NS /ANTDIVCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ANTDIVCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1024IM40/MODEM_S/ANTDIVCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0ADPRETHRESH0 (DISABLE)ENADPRETHRESH 0 (ANTDIVDISCCA)ANTDIVDISCCA 0 (ANTDIVSELCCA)ANTDIVSELCCA

ENADPRETHRESH=DISABLE

Description

No Description

Fields

ADPRETHRESH

Preamble threshold
ENADPRETHRESH

Enable Preamble threshold

0 (DISABLE): Disable use of Preamble threshold after timing detection

1 (ENABLE): Enable use of Preamble threshold after timing detection
ANTDIVDISCCA

Antenna switch disable for CSMA
ANTDIVSELCCA

Antenna switch selection for CSMA

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data